High-speed inter-chip (HSIC) interface is becoming more popular due to its notable advantages over USB for hard-wired inter-chip applications. The interface is a two-signal, source-synchronous interface that can provide USB high-speed data at 480Mbps. Data transfers are 100 per cent host-driver compatible with traditional USB topologies. Full-speed (FS) and low-speed (LS) are not supported by the format. However, a hub with HSIC can provide FS and LS support.
The interface differs from USB in the physical layer only. Significant features include no chirp protocol, source-synchronous serial data transmission and no hot removal or attach as the interface is always connected.
It has 1.2V signal levels designed for low-power applications at standard LV CMOS levels. Maximum trace length is 10cm. The protocol for data transactions between host and device via HSIC is the same as USB, as shown in Fig. 1.
The primary difference between the two is that in HSIC all information is transmitted via a single data line, and a strobe signal communicates when to sample the received data signal. HSIC uses double data rate (DDR) signalling; data are sampled at both the rising and falling edges of the strobe signal. The strobe signal oscillates at a frequency of 240MHz, which provides a total data rate of 480Mbps.
Advantages of HSIC over USB
HSIC has significant advantages over USB. For a start, it is a fully-digital standard and, thus, no analogue frontend is required. Lack of an analogue frontend means die sizes can be reduced and, thus, so can the cost. Additional die reduction can also be made due to the decreased amount of digital logic required by the simplified connection protocol.
HSIC standard does not inherently reduce power consumption, but removal of the analogue frontend can lead to lower-power designs, especially since analogue circuitry does not necessarily scale one-to-one with digital circuits for reductions in process feature size.
HSIC is especially low-power when placed into the suspended state as there is no current drawn on the strobe or data lines. By comparison, standard USB draws a minimum of 200µA on D+ through a 1.5kΩ pull-up resistor when suspended.
Because HSIC is only different from USB at the physical layer, migrating from USB to HSIC is not like changing to a completely new standard. This means existing USB software stacks and USB protocol knowledge bases can be quickly transitioned to HSIC.
Data sampling
With standard USB, every data packet begins with a sync pattern to allow the receiver clock to synchronise with the phase of incoming data. The differential sign of D+/D- signal is then sampled according to the sync pattern. HSIC uses a separate strobe line to tell the receiver when to sample incoming data. HSIC data signal is sampled at the rising and falling edges of the strobe signal. If the strobe and data signals become skewed for any reason, sampled data may become corrupted. HSIC Electrical Specification defines the maximum allowable skew as 15ps.
To make sure the skew does not become an issue, HSIC traces must be kept as short as possible and must not be longer than 10cm. Data and strobe traces must be the same length, and these should be routed to 50Ω single-ended impedance.
To illustrate the amount of skew possible in the real world, Fig. 2 shows the beginning of a test packet transmitted from a host to a device with equal lengths.
The same packet transmitted from the same host with a strobe trace that is about 10cm longer than the data trace is shown in Fig. 3. The resulting skew is about half of a nanosecond. This is an extreme example, but results suggest that even a small amount of length mismatch may result in an HSIC specification violation.
The single-ended nature and differences in signal termination cause some difficulties when attempting to probe HSIC lines. Standard USB signals can be easily monitored and deciphered by placing a differential probe connected to an oscilloscope at either the transmitter side or the receiver side. HSIC signals are more sensitive and, thus, transmission line theory should be considered when attempting to probe these.
A good general guideline is to probe at the side opposite to the source of the signal that needs to be observed. For instance, to observe the signals originating from a device, place a probe at host-side terminals. To observe the signals originating from a host, place the probes at device-side terminals.
When attempting to probe signals originating from a device while probing at the device side, the signal becomes distorted. This is likely due to the interference caused by the signal reflecting back on itself. The middle of the trace can also be probed, but results are typically not as clean as if probed properly from one side. The ideal would be to probe simultaneously from both ends. A series protocol analyser may be able to sample the signals accurately in both directions, but the 10cm trace length restriction makes this option impractical.
