APPLY HERE
Location: Bengaluru
Company: Happiest Minds Technologies
The ideal candidate will have strong knowledge of FPGA tools, RTL design, and protocols, with exposure to domain-specific applications such as SDI, DisplayPort, HDMI, and Ethernet.
Key Responsibilities
- Design, implement, and verify FPGA-based solutions across multiple domains.
- Work with FPGA design flow, including synthesis, place-and-route (PNR), and timing closure.
- Perform timing analysis and resolve timing-related issues.
- Conduct a simulation using QuestaSim and validate designs.
- Debug hardware in lab setups using oscilloscopes, analysers, and FPGA debuggers.
- Enhance and maintain design documentation based on project updates and improvements.
- Collaborate with cross-functional teams to integrate FPGA designs into larger systems.
Required Skills & Experience
- Strong knowledge of FPGAs and hands-on experience with Synthesis and Implementation tools, like Libero or Vivado or Quartus.
- Proficiency in RTL design (Verilog/VHDL).
- Experience with FPGA hardware platforms and lab-based validation.
- Hands-on experience with Tcl scripting for automation.
- Understanding of IPs such as Transceivers, DDR, and PCIe.
- Familiarity with simulation tools like QuestaSim.
- Strong debugging skills using hardware tools (oscilloscopes, analysers, etc.).
Domain Knowledge (Preferred)
- SDI, DisplayPort, HDMI 2.2, SLVS OR
- Motor Control, Holoscan OR
- TSN (Time-Sensitive Networking), Ethernet protocols
Desired Attributes
- Strong problem-solving and analytical skills.
- Ability to work independently and in collaborative team environments.
- Excellent documentation and communication skills.
- Passion for exploring new FPGA trends and applying them to real-world applications
- FPGA Design and Validation experience
- Experience validating FPGA designs on the board
- Should be able to use Oscilloscopes
- Usage of Spirent or other Traffic generator tools will be an advantage
- Proficient with scripting languages like TCL
- A good understanding of Lint, CDC is desired
- Knowledge of the usage of AI Agents and Prompt Engineering is a plus.
