Monday, February 2, 2026
HomeTechnology“With A Goal of 100 RISC-V Tape-Outs, 1-TOPS Is Poised To Become...

“With A Goal of 100 RISC-V Tape-Outs, 1-TOPS Is Poised To Become The World’s Largest Student-led SoC Tape-Out Programme” – Dr Satya Gupta, The VLSI Society Of India

A new wave is building in India’s chip design scene, and 1-TOPS is giving students a rare chance to create real, tape-out–ready RISC-V SoCs.


Dr Satya Gupta, President, The VLSI Society Of India
Dr Satya Gupta, President, The VLSI Society Of India

Q.What is the 1-TOPS programme? Can you explain the motivation behind the VLSI Society of India’s launch of the 1-TOPS initiative?

A. The “1-TOPS: 1 Tape-Out Per Student” programme, a unique collaboration between the VLSI Society of India (VSI) and C-DAC, is designed to empower B.Tech and M.Tech students with invaluable industry-ready experience. Through this initiative, students will complete a full chip System-on-Chip (SoC) Tape-Out before graduation.

- Advertisement -

With an ambitious goal of 100 RISC-V Tape-Outs, 1-TOPS is poised to become the world’s largest student-led SoC Tape-Out programme. Its core mission is to bridge the crucial gap between academia and industry, fostering a new generation of industry-aware and talented engineers for the chip design sector.

Under the 1-TOPS programme, industry experts led student teams will develop RISC-V cores and SoCs, managing the entire process from initial specifications to final Tape-Out, all within a one-year timeframe. These SoCs will be designed and manufactured using advanced process nodes and industry-standard tools and methodologies.

The VLSI Society of India is very thankful to all semiconductor companies for their overwhelming support for the 1-TOPS programme.

- Advertisement -
1-TOPS programme
Logo of the programme

Q. Can you provide details on the programme and how students will benefit from it?

A. Under the 1-TOPS programme, students will gain hands-on experience by developing a RISC-V core from scratch and then integrating essential peripheral IPs to create a complete SoC. This initiative goes beyond traditional classroom learning for VLSI Design students, offering a unique opportunity to apply the fundamental concepts learned in their courses to a real-world chip design project and guiding them through every step of the process. Beyond technical expertise, participants will also develop crucial teamwork and soft professional skills vital for success in the workplace, all while working collaboratively towards the ultimate goal of a Tape-Out.

Q. Who can participate in this programme, and what background should participating students have?

EFY Icon

EFY++ CONTENT: ACCESS TO THIS CONTENT IS FREE! BUT YOU NEED TO BE A REGISTERED USER.

Oops! This is an EFY++ article, which means it's our Premium Content. You need to be a Registered User of our website to read its complete content.

Good News: You can register to our website for FREE! CLICK HERE to register now.

Already a registered member? If YES, then simply login to you account below. (TIP: Use 'forgot password' feature and reset and save your new password in your browser, if you forgot the last one!)

SHARE YOUR THOUGHTS & COMMENTS

EFY Prime

Unique DIY Projects

Electronics News

Truly Innovative Electronics

Latest DIY Videos

Electronics Components

Electronics Jobs

Calculators For Electronics

×