Big players are turning to RISC-V, with plans for integration already in motion. Its adaptability in tailoring ISA extensions suits specific solutions in AI silicon development and multi-core SoC designs. Gaining momentum, RISC-V is challenging norms and democratising cutting-edge tech
The kind of flexibility that RISC-V provides designers has led to a revolution in the semiconductor industry. It is no longer a single-party playing field. Multiple cores within a chip now originate from multiple parties (third-party IPs).
With increasing computational complexity and decreasing chip size, Dennard’s scaling has begun to reach its limits. Dennard’s scaling is a guide for the optimised shrinking of a semiconductor chip to enhance performance without increasing power usage.
Table of Contents
What is RISC-V?
RISC-V is an open standard instruction set architecture (ISA), a guideline on how software can instruct a processor. It is based on reduced instruction set computer (RISC) architecture. The RISC-V movement started at the University of California, Berkeley, in 2010.
What’s so special about RISC-V anyway?—Its openness. RISC-V ISA allows designers to customise and extend this ISA to add specialised instructions and meet specific requirements of an SoC design. Now, who doesn’t want that!
Oops! This is an EFY++ article, which means it's our Premium Content. You need to be a Registered User of our website to read its complete content.
Good News: You can register to our website for FREE! CLICK HERE to register now.
Already a registered member? If YES, then simply login to you account below. (TIP: Use 'forgot password' feature and reset and save your new password in your browser, if you forgot the last one!)
